



BOBS: an Intel 8085 processor simulator

Antônio Drumond Cota de Sousa (antonio.drumondcs@gmail.com),
Mateus Henrique Medeiros Diniz, Davi Ferreira Puddo,
Henrique Cota de Freitas

Outline

- Introduction
- Related Work
- The 8085 Processor
- BOBS Simulator
- Conclusion

Introduction: Processor simulator




Why a simulator?

- Accessibility
- Automation
- Ease of use
- No cost

Related Work


Simulator	Platform	CLI Interface	GUI Interface	Simulated architecture
MARS Vollmar and Sanderson (2006)	Windows, Linux and MacOS	✓	✓	MIPS
Sparrow Liang et al. (2023)	Windows	✓	✓	Generic architecture from textbook "Computer Composition Principle"
Tomasulo's Algorithm Simulator Nolasco et al. (2023)	Source code Only	✓	✗	Generic RISC-V like architecture
BOBS	Windows, Linux and MacOS	✓	✓	Intel 8085

The 8085 Processor




BOBS Simulator

SIMULATOR



FRONT END



BOBS Simulator

```
> $ h
BOBS_8085 v1.2.2
Developed by Antônio Drumond, Mateus Diniz and Davi Puddo

Simulator commands:
h | help          → Prints this
clear | cls       → Clear terminal screen
exit | quit | q   → Exit simulator
run [FILENAME]    → Assemble and run (Without step) program in file
run step [FILENAME] → Assemble and run (Step by step) program in file
run bin [FILENAME] → Run program from binary memory file
run bin step [FILENAME] → Run program (Step by step) from binary memory file
                        (Program in binary memory file should be between positions
                        C000 and CFFF in memory)
assemble [INPUT] [OUTPUT] → Assemble program in plain text file([INPUT]) and creates
                        memory file ([OUTPUT])

> $ █
```

step: 35

🔥A ⇒ 05 - 00000101		🚩S ⇒ false
🔥B ⇒ 03 - 00000011		🚩Z ⇒ false
🔥C ⇒ 06 - 00000110		🚩AC ⇒ false
🔥D ⇒ 00 - 00000000		🚩P ⇒ true
🔥E ⇒ 00 - 00000000		🚩CY ⇒ false
🔥H ⇒ C0 - 11000000		
🔥L ⇒ 53 - 01010011		
🔥SP ⇒ 0000 - 0000000000000000		
🔥PC ⇒ C018 - 11000000000011000		

Memory saved to "./memory.txt"

IO ports saved to "./io.txt"

Options:

[F]/[Forward]/[>] ⇒ Go forward 1 step

[S]/[Stop]/[Exit]/[|] ⇒ Exit step by step execution

[B]/[Backward]/[<] ⇒ Go back 1 step

[P]/[Print]/[Print + range] ⇒ Print the memory

> \$ █

BOBS Simulator

```
START:
    MVI A,01h
    STA c050h
    STA c051h
    MVI A,00h
    MVI C,09h           //Counter

    LXI H,C050h
                        //Memory Pointer
X:
    MOV A,M
    INX H
    MOV B,M
    INX H
    ADD B
    DAA
    MOV M,A
    DCX H
    DCR C
    JNZ X

    HLT
```

CPU Registers

Accumulator: 05

Register B: 08

Register C: 05

Register D: 00

Register E: 00

Register H: C0

Register L: 56

Memory: 00

pc: 0xC013 sp: 0x0000

Memory

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
C000:	3E	01	32	50	C0	32	51	C0	3E	00	0E	09	21	50	C0	
C010:	23	46	23	80	27	77	2B	0D	C2	0F	C0	76	00	00	00	
C020:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
C030:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
C040:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
C050:	01	01	02	03	05	08	00	00	00	00	00	00	00	00	00	
C060:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
C070:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
C080:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
C090:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
C0A0:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
C0B0:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
C0C0:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	

Flags

s: 0 z: 0 ac: 0 p: 1 cy: 0

Interrupts

sod: 0 sid: 0

trap:0

r7_5:0

r6_5:0

r5_5:0

intr:0

IO

0000:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0010:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0020:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0030:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0040:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0050:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0060:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0070:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0080:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
0090:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00A0:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00B0:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00C0:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00D0:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
00E0:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	

Assemble

Backward

Stop


Forward

Conclusion

Our simulator

- Teaching features
- GUI and CLI interfaces
- Entire Intel 8085A instruction set
- Built in rust

Future Work



Possible features


- Real time code linting and completion
- Pipeline view
- Peripherals support

Pipeline view from MARS Simulator Vollmar and Sanderson (2006)

Thanks



Appendix 1



Appendix 2

Back

Arithmetic

Branching

Control

Data Transfer

Logical

ADD SRC

Name: Add Register or Memory to Accumulator

Description: The 8-bit contents of the SRC register (A, B, C, D, E, H, L, M) are added to the 8-bit contents of the accumulator, and the result is stored in the accumulator. If M is specified, the operand is fetched from the memory location specified by the HL register pair.

Flags: All flags (S, Z, AC, P, CY) are affected.

ADC SRC

Name: Add Register or Memory to Accumulator with Carry

Description: The 8-bit contents of the SRC register (A, B, C, D, E, H, L, M) and the Carry Flag (CY) are added to the 8-bit contents of the accumulator. The result is stored in the accumulator. If M is specified, the operand is fetched from the memory location specified by the HL register pair.

Flags: All flags (S, Z, AC, P, CY) are affected.

ADI DATA

Name: Add Immediate to Accumulator

Description: The 8-bit immediate DATA is added to the 8-bit contents of the accumulator, and the result is stored in the accumulator.

Flags: All flags (S, Z, AC, P, CY) are affected.

ACI DATA

Name: Add Immediate to Accumulator with Carry

Description: The 8-bit immediate DATA and the Carry Flag (CY) are added to the 8-bit contents of the accumulator. The result is stored in the accumulator.

Flags: All flags (S, Z, AC, P, CY) are affected.

DAD REG_PAIR

Name: Add Register Pair to H and L Registers

Description: The 16-bit contents of the specified register pair (B, D, H, or SP) are added to the 16-bit contents of the HL register pair. The result is stored in the HL register pair.

Appendix 3

Accumulator: 03

Register B: 03

Register C: 06

Register D: 00

Register E: 00

Register H: C0

Register L: 54

Memory: 05

pc: 0xC011

sp: 0x0000

Memory

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
C000:	3E	01	32	50	C0	32	51	C0	3E	00	0E	09	21	50	C0	7E
C010:	23	46	23	80	27	77	2B	0D	C2	0F	C0	76	00	00	00	00
C020:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
C030:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
C040:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
C050:	01	01	02	03	05	00	00	00	00	00	00	00	00	00	00	00
C060:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
C070:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
C080:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
C090:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00